					LT	TR .				DESC	RIPTI	ON				DATE			APPROVED			
					1		1								ı			1				
roparad	l in acc	ordan	oo wit	h ASN	<b>1</b> ⊑ ∨1,	4 24												Vo	ndor it	om dr	rawing	
	d in acc	ordan	ce wit	h ASM	ЛЕ Y14	4.24												Ve	ndor it	em dr	awing	
EV	d in acc	cordan	ce wit	h ASM	ΛΕ Υ14	4.24												Ve	ndor it	em dr	awing	
REV PAGE	d in acc	cordan	ce wit	h ASM	ЛЕ Y14	4.24												Ve	ndor it	em dr	awing	
REV PAGE REV	d in acc	ordan	ce wit	h ASM	ЛЕ Y14	4.24												Ve	ndor it	em dr	awing	
PAGE PAGE PAGE	18	cordan	ce wit		ЛЕ Y14	4.24												Ve	ndor it	em dr	awing	
REV PAGE REV PAGE	18 ATUS	cordan			ΛΕ Υ14	4.24	2	3	4	5	6	7	8	9	10	11	12	Ve	ndor it	em dr	awing	
PAGE REV PAGE REV STA	18 ATUS ES	cordan	REV	iE.	/IE Y14	1 ED BY	,			5	6	7	8		DLA	LAND	AND	13 MARI	14 <b>ITIME</b>	15		
PAGE REV PAGE REV STA	18 ATUS ES	cordan	REV	iE.		1 ED BY				5	6	7	8	C	DLA OLUN	LAND IBUS,		13 MARI 0 432	14 ITIME 18-399	15		
PAGE PAGE REV STA OF PAGE PMIC N/A	18 ATUS ES A	drawir	REV	iE PRE		1 ED BY	Phu H.	Nguy	en	5	6			C	DLA OLUN	LAND IBUS,	AND OHIC	13 MARI 0 432	14 ITIME 18-399	15		
PAGE PAGE REV STA OF PAGE PMIC N/A	18 ATUS ES	drawir	REV	iE PRE	PARE	1 ED BY	,	Nguy	en	5	6	TITI	LE	C http	DLA OLUN	LAND IBUS, w.land	AND OHIC	13 MARI 0 432	14 ITIME 18-399 ne.dla	15 90 .mil/	16	17
PAGE REV PAGE REV STA DF PAGE PMIC N/A	18 ATUS ES A	drawir	REV	FRE CHE	PARE	1 FD BY	Phu H. Phu H.	Nguy	en	5	6	TITI MIC ±15	LE CROC V/+1	http CIRCU 2 V/	DLA OLUN ://www	LAND IBUS, w.land	AND OHIC dandm TAL,	13 MARI 0 432 naritin	14 ITIME 18-399 ne.dla	15 90 .mil/	16	17
PAGE REV PAGE REV STA DF PAGE PMIC N/A	18 ATUS ES A date of Y MM	drawir	REV	FRE CHE	PARE	1 FD BY F	Phu H. Phu H.	Nguye	en en	5	6	TITI MIC ±15	LE CROC V/+1	http CIRCU 2 V/	DLA OLUN ://www	LAND IBUS, w.land	AND OHIC dandm TAL,	13 MARI 0 432 naritin	14 ITIME 18-399 ne.dla	15 90 .mil/	16	17
PAGE REV PAGE REV STA OF PAGE PMIC N/A	18 ATUS ES A date of Y MM	drawir	REV	FRE CHE	PARE	1 DBY F ED BY Th	Phu H. Phu H.	Nguyo Nguyo s M. He	en en	5	6	TITI MIC ±15 MO	LE CROC V/+1	http CIRCU 2 V/	DLA OLUN ://www	LAND IBUS, w.land	AND OHIC dandm TAL,	13 MARI 0 432 naritin	14 ITIME 18-399 ne.dla	15 90 .mil/	16	17
PAGE REV PAGE REV STA OF PAGE PMIC N/A	18 ATUS ES A date of Y MM	drawir	REV	PRE CHE	PARE	1 DBY F ED BY Th	Phu H. Phu H.	Nguyo Nguyo s M. Ho	en en	5	6	TITI MIC ±15 MO	LE ROC V/+1 NOL	http CIRCU 2 V/	DLA OLUN :://ww JIT, ±5 V	LAND IBUS, w.land DIGI	AND OHIC dandm TAL,	13 MARI 0 432 naritin	14 ITIME 18-399 ne.dla	15 90 .mil/	16	17
	18 ATUS ES A date of Y MM	drawir	REV	GE PRE CHE	PROVE	1 DBY F ED BY Th	Phu H. Phu H.	Nguyo Nguyo s M. Ho	en en ess	5	6	TITI MIC ±15 MO	LE ROC V/+1 NOL	c http CIRCU 2 V/- THIC	DLA OLUM ://www	LAND IBUS, w.land DIGI	TAL,	13 MARI 0 432 naritin	14 ITIME 18-399 ne.dla	15 90 .mil/	16	17

**REVISIONS** 

AMSC N/A 5962-V043-13

## 1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents the general requirements of a high performance 4  $\Omega$  RON, 4-/8-channel ±15 V/+12 V/±5 V ICMOS multiplexers microcircuit, with an operating temperature range of -55°C to +125°C.
- 1.2 <u>Vendor Item Drawing Administrative Control Number</u>. The manufacturer's PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:

 V62/12652
 01
 X
 B

 Drawing number
 Device type (See 1.2.1)
 Case outline (See 1.2.2)
 Lead finish (See 1.2.3)

1.2.1 Device type(s).

Device typeGenericCircuit function01ADG1409-EP4 Ω RON, 4-channel ±15 V/+12 V/±5 V iCMOS multiplexers

1.2.2 <u>Case outline(s)</u>. The case outlines are as specified herein.

 Outline letter
 Number of pins
 JEDEC PUB 95
 Package style

 X
 16
 JEDEC MO-153-AB
 Think Shrink Small Outline Package

1.2.3 <u>Lead finishes</u>. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:

Finish designator

A Hot solder dip
B Tin-lead plate
C Gold plate
D Palladium
E Gold flash palladium
Z Other

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	<b>16236</b>	<b>V62/12652</b>
		REV	PAGE 2

# 1.3 Absolute maximum ratings. 1/

V <sub>DD</sub> to V <sub>SS</sub>	. 35 V
V <sub>DD</sub> to GND	-0.3 V to +25 V
V <sub>SS</sub> to GND	+0.3 V to -25 V
Analog inputs, Digital inputs	$V_{SS}$ -0.3 V to $V_{DD}$ + 0.3 V or 30 mA, whichever occurs first $2/$
Peak current, S or D	350 mA (Pulsed at 1 ms, 10% duty cycle maximum)
Operating temperature range:	-55°C to +125°C
Storage temperature range	65°C to 150°C
Junction temperature	. 150°C
θ <sub>JA</sub>	. 150.4 °C/W
θ <sub>JC</sub>	. 50 °C/W
Lead temperature soldering:	
Vapor phase (60 sec)	. 215°C
Infrared (15 sec)	. 220°C
Continuous current per channel, S or D	See table below + 10%

Test	Test conditions		Unit								
		25°C	55°C	125°C							
Continuous current, S or D 3/											
15 V dual supply	$V_{DD} = +13.5 \text{ V}, \ V_{SS} = -13.5 \text{ V}$	140	85	45	mA max						
12 V dual supply	$V_{DD} = 10.8 \text{ V}, \ V_{SS} = 0 \text{ V}$	120	75	40							
5 V dual supply	$V_{DD} = +4.5 \text{ V}, \ V_{SS} = -4.5 \text{ V}$	115	70	40							

### 2. APPLICABLE DOCUMENTS

JEDEC - SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC)

JEP95 - Registered and Standard Outlines for Semiconductor Devices

(Copies of these documents are available online at <a href="http://www.jedec.org">http://www.jedec.org</a> or from JEDEC – Solid State Technology Association, 3103 North 10th Street, Suite 240–S, Arlington, VA 22201.)

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	<b>16236</b>	<b>V62/12652</b>
		REV	PAGE 3

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

<sup>2/</sup> Over voltages at A, EN, S, or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

<sup>3/</sup> Guaranteed by design, not subject to production test..

### 3. REQUIREMENTS

- 3.1 <u>Marking</u>. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:
  - A. Manufacturer's name, CAGE code, or logo
  - B. Pin 1 identifier
  - C. ESDS identification (optional)
- 3.2 <u>Unit container</u>. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.
- 3.3 <u>Electrical characteristics</u>. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.
  - 3.4 <u>Design, construction, and physical dimension</u>. The design, construction, and physical dimensions are as specified herein.
  - 3.5 Diagrams.
  - 3.5.1 <u>Case outline</u>. The case outline shall be as shown in 1.2.2 and figure 1.
  - 3.5.2 Terminal connections. The terminal connections shall be as shown in figure 2.
  - 3.5.3 <u>Terminal function</u>. The terminal function shall be as shown in figure 3.
  - 3.5.4 <u>Truth table</u>. The truth table shall be as shown in figure 4.
  - 3.5.5 Functional block diagram. The functional block diagram shall be as shown in figure 5.
  - 3.5.6 On resistance. The On resistance shall be as shown in figure 6.
  - 3.5.7 Off leakage. The Off leakage shall be as shown in figure 7.
  - 3.5.8 On leakage. The On leakage shall be as shown in figure 8.
  - 3.5.9 Address to output switching times, t<sub>TRANSITION</sub>. The address to output switching times, t<sub>TRANSITION</sub> shall be as shown in figure 9.
  - 3.5.10 Break before make time delay, t<sub>BBM</sub>. The break before make time delay, t<sub>BBM</sub> shall be as shown in figure 10.
  - 3.5.11 Enable delay, ton (EN), toff (EN). The Enable delay, ton (EN), toff (EN) shall be as shown in figure 11.
  - 3.5.12 Charge Injection. The charge Injection shall be as shown in figure 12.
  - 3.5.13 Off isolation. The Off isolation shall be as shown in figure 13.
  - 3.5.14 Channel to Channel crosstalk. The Channel to Channel crosstalk shall be as shown in figure 14.
  - 3.5.15 <u>Insertion loss</u>. The Insertion loss shall be as shown in figure 15.
  - 3.5.16 THD + Noise. The THD + Noise shall be as shown in figure 16.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	<b>A</b>	<b>16236</b>	<b>V62/12652</b>
		REV	PAGE 4

TABLE I. Electrical performance characteristics. 1/

Test	Symbol	•			Limi	ts			Unit
		15 V Dual Supply		+25°C		-55°	C to +1	125°C	
		<u>2</u> /	Min	Тур	Max	Min	Тур	Max	
Analog switch									
Analog signal range						$V_{SS}$		$V_{DD}$	V
On Resistance	R <sub>ON</sub>	$V_S = \pm 10 \text{ V}, I_S = -10 \text{ mA}, \text{ See FIGURE 6}$		4					Ω
	NON	$V_{DD} = +13.5 \text{ V}, V_{SS} = -13.5 \text{ V}$			4.7			6.7	
On resistance match	$\Delta R_{ON}$	$V_S = \pm 10 \text{ V}, I_S = -10 \text{ mA}$		0.2					Ω
between channels					0.78			1.1	
On resistance Flatness	R <sub>FLAT(ON)</sub>	$V_S = \pm 10 \text{ V}, I_S = -10 \text{ mA}$		0.5					Ω
On resistance riatiness	TTELATION)				0.72			0.92	
Leakage currents (V <sub>DD</sub>	= +16.5 V, \	V <sub>SS</sub> = -16.5 V)							
Source off leakage	I <sub>S</sub> (Off)	$V_S = \pm 10 \text{ V}, V_D = \mp 10 \text{ V}; \text{ See FIGURE 7}$		±0.04					nA
Codioc on loakage	15 (011)				±0.2			±5	
Drain off leakage	I <sub>D</sub> (Off)	$V_S = \pm 10 \text{ V}, V_D = \mp 10 \text{ V}; \text{ See FIGURE 7}$		±0.04					
Drain on leakage	וט (טוו)				±0.45			±30	
Channel On leakage	I <sub>D</sub> , I <sub>S</sub> (On)	$V_S = V_D = \pm 10 \text{ V}$ , See FIGURE 8		±0.1					
Chamile on loakage	10, 15 (011)				±1.5			±30	
Digital inputs									
Input high voltage	$V_{IH}$					2.0			V
Input low voltage	$V_{IL}$							8.0	
Input current	I <sub>NL</sub> or I <sub>NH</sub>	$V_{IN} = V_{GND}$ or $V_{DD}$		±0.005					μΑ
Input ouriont	INL OF INH							±0.1	
Digital input capacitance	C <sub>IN</sub>			4					pF

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	<b>16236</b>	<b>V62/12652</b>
		REV	PAGE 5

TABLE I.  $\underline{\text{Electrical performance characteristics}}$  - Continued.  $\underline{1}/$ 

Test	Symbol	ymbol Test conditions  15 V Dual Supply - Continued			Lim	its			Uni t
		2/		+25°C		-55°	C to +1	25°C	
		_	Min	Тур	Max	Min	Тур	Max	
Dynamic characteristics	<u>3</u> /								
Transition time	transition	$R_L = 100 \Omega, C_L = 35 pF$		140					
Transition time	TRANSITION	V <sub>S</sub> = 10 V, See FIGURE 9			170			240	
Break before Make time	t <sub>BBM</sub>	$R_L = 100 \Omega, C_L 35 pF,$		50					
delay		$V_{S1} = V_{S2} = 10 \text{ V}, \text{ See FIGURE 10}$				19			
	t <sub>ON</sub> (EN)	$R_L = 100 \Omega, C_L = 35 pF$		100					
	CON (LIV)	V <sub>S</sub> = 10 V, See FIGURE 11			120			165	
	t <sub>OFF</sub> (EN)	$R_L = 100 \Omega, C_L = 35 pF$		100					
	OFF (LIT)	V <sub>S</sub> = 10 V, See FIGURE 11			120			170	
Charge injection		$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF}; See FIGURE 12$		-50					рC
Off isolation		$R_L = 50 \Omega$ , $C_L 5 pF$ , $f = 1 MHz$ , See FIGURE 13		-70					dB
Channel to channel crosstalk		$R_L = 50 \Omega$ , $C_L 5 pF$ , $f = 1 MHz$ , See FIGURE 14		-70					dB
Total harmonic distortion, THD + N		$R_L$ = 110 $\Omega$ , 15 V p-p, f = 20 Hz to 20 kHz, See FIGURE 16		0.025					%
-3 dB Bandwidth		$R_L = 50 \Omega$ , $C_L$ 5 pF, See FIGURE 15		115					MHz
Insertion loss		$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ , See FIGURE 15		0.24					dB
C <sub>S</sub> (Off)		f = 1 MHz		14					pF
C <sub>D</sub> (Off)				40					
C <sub>D</sub> , C <sub>S</sub> (ON)				90					
Power requirements (V <sub>DE</sub>	$_{0} = +16.5 V$	V <sub>SS</sub> = -16.5 V)							
	I <sub>DD</sub>	Digital inputs = 0 V or V <sub>DD</sub>		0.002				1	μΑ
	טטי	Digital inputs = 5 V		220				420	
	I <sub>SS</sub>	Digital inputs = 0 V, 5 V or V <sub>DD</sub>		0.002				1	
<u> </u>	V <sub>DD</sub> /V <sub>SS</sub>				±4.5			±16.5	V

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.		
COLUMBUS, OHIO	A	<b>16236</b>	<b>V62/12652</b>		
		REV	PAGE 6		

TABLE I. <u>Electrical performance characteristics</u> - Continued. <u>1</u>/

Test	Symbol	Test conditions			Limi	ts			Unit
	12 V Single Supply	12 V Single Supply		+25°C		-55°	C to +1	25°C	
		<u>4</u> /		Тур	Max	Min	Тур	Max	
Analog switch									
Analog signal range						0		$V_{DD}$	V
On Resistance	R <sub>ON</sub>	$V_S = 0 \text{ V to } 10 \text{ V}, I_S = -10 \text{ mA}; \text{ See FIGURE } 6$		6					Ω
	010	$V_{DD} = 10.8 \text{ V}, \ V_{SS} = 0 \text{ V}$			8			11.2	
On resistance match	$\Delta R_{ON}$	$V_S = 0 \text{ V to } 10 \text{ V}, I_S = -10 \text{ mA}$		0.2					Ω
between channels					0.82			1.1	
On resistance Flatness	R <sub>FLAT(ON)</sub>	$V_S = 0 \text{ V to } 10 \text{ V}, I_S = -10 \text{ mA}$		1.5					Ω
	. 2(0.1)				2.5			2.8	
Leakage current I <sub>S</sub> (Off)	$(V_{DD} = 13.2)$	2 V)							
Source off leakage	I <sub>S</sub> (Off)	$V_S = 1V/10 \text{ V}, V_D = 10 \text{ V/1 V}; \text{ See FIGURE 7}$		±0.04					nA
	10 (211)				±0.2			±5	
Drain off leakage	I <sub>D</sub> (Off)	$V_S = 1V/10 \text{ V}, V_D = 10 \text{ V/1 V}; \text{ See FIGURE 7}$		±0.04					
	D ( - )				±0.45			±37	
Channel On leakage	I <sub>D</sub> , I <sub>S (ON)</sub>	$V_S = V_D = 1 \text{ V or } 10 \text{ V, See FIGURE } 8$		±0.06					
	15, 10 (011)				±0.44			±32	
Digital inputs									
Input high voltage	$V_{IH}$					2.0			V
Input low voltage	$V_{IL}$							0.8	
Input current	I <sub>NL</sub> or	$V_{IN} = V_{GND}$ or $V_{DD}$		±0.005					μΑ
	I <sub>NH</sub>							±0.1	
Digital input capacitance	C <sub>IN</sub>			5					pF

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	<b>16236</b>	<b>V62/12652</b>
		REV	PAGE 7

TABLE I. <u>Electrical performance characteristics</u> - Continued. <u>1</u>/

Test	Symbol	Test conditions	Limits						Unit	
12 V Single Supply - Continued		12 V Single Supply - Continued	+25°C			-55°C to +125°C		125°C		
		<u>4</u> /	Min	Тур	Max	Min	Тур	Max		
Dynamic characteris	stics <u>3</u> /									
Transition time	tTRANSITION	$R_L = 100 \Omega$ , $C_L = 35 pF$ ,		200					ns	
	THANGITION	V <sub>S</sub> = 8 V, See FIGURE 9			260			380		
Break before Make	t <sub>BBM</sub>	$R_L = 100 \ \Omega, \ C_L \ 35 \ pF,$		90						
time delay	-BBIVI	$V_{S1} = V_{S2} = 8 \text{ V}, \text{ See FIGURE 10}$				40				
	t <sub>ON</sub> (EN)	$R_L = 100 \Omega, C_L = 35 pF,$		160						
	1017 (=1.1)	V <sub>S</sub> = 8 V, See FIGURE 11			210			285		
	t <sub>OFF</sub> (EN)	$R_L = 100 \Omega$ , $C_L = 35 pF$ ,		115						
	1011 (211)	V <sub>S</sub> = 8 V, See FIGURE 11			145			200		
Charge injection		$V_S = 6 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF}; See FIGURE 12}$		-12					рС	
Off isolation		$R_L = 50 \Omega$ , $C_L 5 pF$ , $f = 1 MHz$ , See FIGURE 13		-70					dB	
Channel to channel crosstalk		$R_L = 50 \Omega$ , $C_L 5 pF$ , $f = 1 MHz$ , See FIGURE 14		-70					dB	
-3 dB Bandwidth		$R_L = 50 \Omega$ , $C_L$ 5 pF, See FIGURE 15		72					MHz	
Insertion loss		$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ,		0.5					dB	
		See FIGURE 15								
C <sub>S</sub> (Off)		f = 1 MHz		25					pF	
C <sub>D</sub> (Off)				80						
C <sub>D</sub> , C <sub>S</sub> (ON)				120						
Power requirements	$(V_{DD} = 13.2 \text{ V})$	<b>(</b> )								
	I <sub>DD</sub>	Digital inputs = 0 V or V <sub>DD</sub>		0.002				1	1 µA	
	טטי	Digital inputs = 5 V		220				420		
	$V_{DD}/V_{SS}$	$V_{SS} = 0 \text{ V}, \text{ GND} = 0 \text{ V}$				5		16.5	V	

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. <b>V62/12652</b>		
COLUMBUS, OHIO	A	<b>16236</b>			
		REV	PAGE 8		

TABLE I. <u>Electrical performance characteristics</u> - Continued. <u>1</u>/

Test	Symbol	Test conditions			Lim	its			Unit
	5 V Dual Supply		+25°C			-55°C to +125°C			
		<u>5</u> /	Min	Тур	Max	Min	Тур	Max	
Analog switch									
Analog signal range						$V_{SS}$		$V_{DD}$	V
On Resistance	R <sub>ON</sub>	$V_S = \pm 4.5 \text{ V}$ , $I_S = -10 \text{ mA}$ ; See FIGURE 6		7					Ω
	··ON	$V_{DD} = +4.5 \text{ V}, \ V_{SS} = -4.5 \text{ V}$			9			12	
On resistance match	ΔR <sub>ON</sub>	$V_S = \pm 4.5 \text{ V}, I_S = -10 \text{ mA}$		0.3					Ω
between channels	ON				0.78			1.1	
On resistance Flatness	R <sub>FLAT(ON)</sub>	$V_S = \pm 4.5 \text{ V}, I_S = -10 \text{ mA}$		1.5					Ω
On redictarios riamede	TYPLAT(ON)				2.5			3	
Leakage current Is (Off)	$(V_{DD} = +5.5)$	5 V, V <sub>SS</sub> = -5.5 V)							
Source off leakage	I <sub>S</sub> (Off)	$V_S = \pm 4.5 \text{ V}, V_D = \mp 4.5 \text{ V}; \text{ See FIGURE 7}$		±0.02					nA
	.3 (0)				±0.2			±5	
Drain off leakage	I <sub>D</sub> (Off)	$V_S = \pm 4.5 \text{ V}, V_D = \mp 4.5 \text{ V}; \text{ See FIGURE 7}$		±0.02					
Drain on loanago	15 (0.1)				±0.45			±20	
Channel On leakage	I <sub>D</sub> , I <sub>S (ON)</sub>	$V_S = V_D = \pm 4.5 \text{ V}$ , See FIGURE 8		±0.04					
onamic on loanage	-D, -3 (ON)				±0.3			±22	
Digital inputs									
Input high voltage	V <sub>IH</sub>					2.0			V
Input low voltage	$V_{IL}$							0.8	
Input current	I <sub>NL</sub> or	$V_{IN} = V_{GND}$ or $V_{DD}$		±0.005					μΑ
	I <sub>NH</sub>							±0.1	
Digital input capacitance	C <sub>IN</sub>			5					pF

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.		
COLUMBUS, OHIO	A	<b>16236</b>	<b>V62/12652</b>		
		REV	PAGE 9		


TABLE I. <u>Electrical performance characteristics</u> - Continued. <u>1</u>/

Test	Symbol	mbol Test conditions 5 V Dual Supply - Continued			Limi	ts			Unit
				+25°C			-55°C to +125°C		
		<u>5</u> /	Min	Тур	Max	Min	Тур	Max	
Dynamic characteristics	<u>3</u> /								
Transition time	t <sub>TRANSITION</sub>	$R_L = 100 \Omega, C_L = 35 pF,$		330					ns
Transition time	TRANSITION	V <sub>S</sub> = 5 V, See FIGURE 9			440			550	
Break before Make time	t <sub>BBM</sub>	$R_L = 100 \Omega, C_L 35 pF,$		100					
delay	*DDIVI	$V_{S1} = V_{S2} = 5 \text{ V}, \text{ See FIGURE 10}$				45			
	t <sub>ON</sub> (EN)	$R_L = 100 \Omega$ , $C_L = 35 pF$ ,		245					
	tON (LIV)	V <sub>S</sub> = 5 V,See FIGURE 11			330			440	
	t <sub>OFF</sub> (EN)	$R_L = 100 \Omega, C_L = 35 pF,$		215					
	OFF (LIV)	V <sub>S</sub> = 5 V,See FIGURE 11			285			370	
Charge injection		$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF}; \text{ See FIGURE } 12$		-10					рС
Off isolation		$R_L = 50 \Omega$ , $C_L 5 pF$ , $f = 1 MHz$ , See FIGURE 13		-70					dB
Channel to channel crosstalk		$R_L = 50 \Omega$ , $C_L 5 pF$ , $f = 1 MHz$ , See FIGURE 14		-70					dB
Total harmonic distortion, THD + N		$R_L$ = 110 $\Omega$ , 5 V p-p, f = 20 Hz to 20 kHz, See FIGURE 16		0.06					%
-3 dB Bandwidth		$R_L = 50 \Omega$ , $C_L 5 pF$ , See FIGURE 15		80					MHz
Insertion loss		$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ , See FIGURE 15		0.5					dB
C <sub>S</sub> (Off)		f = 1 MHz		20					pF
C <sub>D</sub> (Off)				65					'
C <sub>D</sub> , C <sub>S</sub> (ON)				120					
Power requirements (VDD	) = +5.5 V, \	/ <sub>SS</sub> = -5.5 V)			•				
- ,	I <sub>DD</sub>	Digital inputs = 0 V or V <sub>DD</sub>		0.001				1	μA
	I <sub>SS</sub>	Digital inputs = 0 V, 5 V or V <sub>DD</sub>		0.001				1	
	V <sub>DD</sub> /V <sub>SS</sub>				±4.5			±16.5	V

<sup>&</sup>lt;u>1</u>/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.

- $V_{DD}$  = +15 V ±10%,  $V_{SS}$  = -15 V ±10%, GND = 0 V, unless otherwise noted.
- Guaranteed by design, not subject to production test.
- $V_{DD}$  = +12 V ±10%,  $V_{SS}$  = 0 V, GND = 0 V, unless otherwise noted.  $V_{DD}$  = +5 V ±10%,  $V_{SS}$  = -5 V ±10%, GND = 0 V, unless otherwise noted

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.		
COLUMBUS, OHIO	A	<b>16236</b>	<b>V62/12652</b>		
		REV	PAGE 10		



Dimensions								
Symbol	Millimeters		Symbol	Milli	meters			
	Min	Max		Min	Max			
Α		1.20	Е	4.30	4.50			
A1	0.05	0.15	E1	6.40	) BSC			
b	0.19	0.30	е	0.65 BSC				
С	0.09	0.20	L	0.45	0.75			
D	4.90	5.10						

# NOTES:

- All linear dimensions are in millimeters.
   Falls within JEDEC MO-15-AB3.

FIGURE 1. Case outline.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	<b>16236</b>	<b>V62/12652</b>
		REV	PAGE 11

	Case outline X							
Terminal number	Terminal symbol	Terminal number	Terminal symbol					
1	A0	16	A1					
2	EN	15	GND					
3	V <sub>SS</sub>	14	$V_{DD}$					
4	S1A	13	S1B					
5	S2A	12	S2B					
6	S3A	11	S3B					
7	S4A	10	S4B					
8	DA	9	DB					

FIGURE 2. <u>Terminal connections</u>.

	Case outline X						
Т	erminal	Description					
No	Mnemonic						
1	A0	Logic control input					
2	EN	Active high digital input. When low, the device is disabled and all switches are off. When high, Ax logic inputs determine on switches					
3	V <sub>SS</sub>	Most negative power supply potential. In single supply applications, it can be connected to ground					
4	S1A	Source terminal 1A. Can be an input or an output.					
5	S2A	Source terminal 2A. Can be an input or an output.					
6	S3A	Source terminal 3A. Can be an input or an output.					
7	S4A	Source terminal 4A. Can be an input or an output.					
8	DA	Drain terminal A. Can be an input or an output.					
9	DB	Drain terminal B. Can be an input or an output.					
10	S4B	Source terminal 4B. Can be an input or an output.					
11	S3B	Source terminal 3B. Can be an input or an output.					
12	S2B	Source terminal 2B. Can be an input or an output.					
13	S1B	Source terminal 1B. Can be an input or an output.					
14	$V_{DD}$	Most positive power supply potential.					
15	GND	Ground (0 V) reference.					
16	A1	Logic control input					

FIGURE 3. <u>Terminal function</u>.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.	
COLUMBUS, OHIO	A	<b>16236</b>	<b>V62/12652</b>	
		REV	PAGE 12	

	Device type 02						
A1	A0	EN	On Switch Pair				
Х	Χ	0	None				
0	0	1	1				
0	1	1	2				
1	0	1	3				
1	1	1	4				

FIGURE 4. Truth table




FIGURE 5. Functional block diagram.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	<b>A</b>	<b>16236</b>	<b>V62/12652</b>
		REV	PAGE 13




FIGURE 6. On resistance.




FIGURE 7. Off leakage.




FIGURE 8. On leakage.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. <b>V62/12652</b>
COLUMBUS, OHIO	<b>A</b>	<b>16236</b>	
		REV	PAGE 14




FIGURE 9. Address to output switching times, t<sub>TRANSITION</sub>.




FIGURE 10. Break before make time delay, t<sub>BBM</sub>.




FIGURE 11. Enable delay, ton (EN), toff (EN).




FIGURE 12. Charge Injection.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	<b>16236</b>	<b>V62/12652</b>
		REV	PAGE 15




FIGURE 13. Off isolation.





FIGURE 14. Channel to Channel crosstalk.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	<b>16236</b>	<b>V62/12652</b>
		REV	PAGE 16



 $\\ \text{INSERTION LOSS=20 LOG} \; \frac{\text{V}_{\text{OUT}} \; \text{WITH SWITCH}}{\text{V}_{\text{OUT}} \; \text{WITHOUT SWITCH}}$ 

FIGURE 15. Insertion loss.




FIGURE 16. THD + Noise.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. <b>V62/12652</b>
COLUMBUS, OHIO	A	<b>16236</b>	
		REV	PAGE 17

### 4. VERIFICATION

4.1 <u>Product assurance requirements</u>. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

# 5. PREPARATION FOR DELIVERY

5.1 <u>Packaging</u>. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.

### 6. NOTES

- 6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.
- 6.2 <u>Configuration control</u>. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.
- 6.3 <u>Suggested source(s) of supply</u>. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at <a href="http://www.landandmaritime.dla.mil/Programs/Smcr/">http://www.landandmaritime.dla.mil/Programs/Smcr/</a>.

Vendor item drawing administrative control number 1/	Device manufacturer CAGE code	Vendor part number
V62/12652-01XB	24355	ADG1409SRU-EP-RL7

- 1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.
- 2/ Not available from an approved source of supply.

<u>CAGE code</u> <u>Source of supply</u>

24355 Analog Devices

1 Technology Way P.O. Box 9106 Norwood, MA 02062-9106

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	<b>16236</b>	<b>V62/12652</b>
		REV	PAGE 18